

1 26. The system as claimed in claim 25, wherein the processor comprises a first
2 logical processor to execute the first instructions and a second logical processor to execute
3 the second instructions.

1 27. The system as claimed in claim 25, further comprising a second memory,
2 wherein the first instructions in response to being executed result in the processor initializing
3 the second memory.

1 28. The system as claimed in claim 25, further comprising an error correction code
2 memory, wherein the second instructions in response to being executed result in the processor
3 initializing the error correction code memory.

1 29. The system as claimed in claim 25, further comprising a peripheral bus and
2 associated devices, wherein the first instructions in response to being executed result in the
3 processor initializing the peripheral bus and associated devices.

1 30. The system as claimed in claim 25, further comprising a peripheral component
2 interconnect bus and associated devices, wherein the first instructions in response to being
3 executed result in the processor initializing the peripheral component interconnect bus and
4 associated devices.

1 31. A method, comprising:
2 executing with a processor a first startup initialization task; and
3 executing with the processor at least a portion of a second startup initialization task
4 concurrently with execution of the first startup initialization task.

1 32. The method as claimed in claim 31, wherein

2 executing the first startup initialization task comprises a first logical processor of the
3 processor executing the first startup initialization task, and
4 executing the second startup initialization task comprises a second logical processor
5 of the processor executing the second startup initialization task.

1 33. The method as claimed in claim 31, wherein executing the second startup
2 initialization task comprises initializing a memory.

1 34. The method as claimed in claim 31, wherein executing the first startup
2 initialization task comprises initializing an error correction code memory.

1 35. The method as claimed in claim 31, wherein executing the second startup
2 initialization task comprises initializing a peripheral bus and associated devices.

1 36. The system as claimed in claim 25, wherein executing the first startup
2 initialization task comprises initializing a peripheral component interconnect bus and
3 associated devices.

1 37. A computer readable medium comprising first instructions associated with a
2 first hardware initialization task and second instructions associated with a second hardware
3 initialization task which, in response to being executed by a processor, result in the processor
4 executing the first hardware initialization task; and
5 executing at least a portion of the second hardware initialization during the first
6 hardware initialization task.

1 38. The computer readable medium as claimed in claim 37, wherein the first
2 instructions and the second instructions, in response to being executed by the processor,
3 further result in

4 a first logical processor of the processor executing the first hardware initialization
5 task, and
6 a second logical processor of the processor executing the second hardware
7 initialization task.

1 39. The computer readable medium as claimed in claim 38, wherein the first
2 instructions, in response to being executed, further result in the first logical processor
3 initializing an error correction code memory.

1 40. The computer readable medium as claimed in claim 39, wherein the second
2 instructions, in response to being executed, further result in the second logical processor
3 initializing a peripheral component interconnect bus and associated devices.
